INTRODUCTION
TCSPC is a photon-efficient, statistical sampling technique whereby photon arrival times are measured relative to a pulsed laser source and are recorded in a histogram over many repeated cycles. Key application areas are in time-of-flight (ToF) range-finding, fluorescence lifetime imaging microscopy, diffuse optical tomography (DOT) and various types of spectroscopy [1] . Conventional instrumentation to implement TCSPC involves photon counting cards, discrete detectors such as photomultiplier tubes and desktop computers. This bulky and relatively expensive hardware has limited the approach to a few channels, MHz acquisition rates and imaging based on mechanical scanning. More recently CMOS manufacturing has permitted large arrays of SPAD detectors to be manufactured together with timing and signal processing electronics on a single chip. SPAD arrays together with parallel TCSPC have been the enabling factor in the first high volume quantum photonic consumer applications [2] . Large investment in LIDAR for autonomous vehicles is further propelling CMOS SPAD technology towards advanced nanometer nodes [3] with detector performance approaching that of custom devices.
A number of SPAD image sensors have been proposed permitting TCSPC data to be acquired in parallel from every pixel [4] [5] [6] [7] . They have provided new capabilities to the light in flight, non-line-of-sight, diffuse media, 2-photon fluorescence lifetime, super-resolution and automotive range imaging [4] [5] [6] [7] . Despite their excellent timing performance, these arrays suffer from low fill-factor (a few percent) or large pixel pitches (40-150 μm) limiting their sensitivity and spatial resolution.
Fig. 1 TCSPC imager micrograph
In this paper, we present a SPAD-based TCSPC imager in 40nm CMOS technology with the smallest time to digital converter reported to date (9.2 μm x 9.2 μm). The 12-bit TDC achieves the finest timing resolution (tuneable from 33 ps to 120 ps) of all reported TCSPC pixels at an energy efficiency figure of merit (FoM) of 34 fJ/conv and <1LSB DNL and <6LSB INL. The photon detection efficiency (PDE) of the array has been enhanced with cylindrical microlenses to provide a mean concentration factor of 3.25 and a 42% effective fill-factor. The sensor also has a very low median DCR of 25 Hz obtained at 1.5 V excess bias [3] . This combination of high sensitivity, low noise and precise timing resolution offers a transformative capability to low-light timeresolved wide-field microscopy. ToF laser ranging applications up to 73.5m distance are enabled by the maximal TDC full-scale range of 490 ns. Full characterisation results of the sensor are presented as well as FLIM images.
II. SENSOR DESIGN
A micrograph of the sensor is shown in Fig. 1 . The 3.15 mm x 2.37 mm chip is integrated in STMicroelectronics 40 nm CMOS technology offering industrialised SPADs [3] . The sensor block diagram (Fig. 2) consists of addressing circuitry, 64 parallel to serial converters and a 192 x 128, 18.4 μm x 9.2 μm pixel array. A column pair-wise SPAD well sharing layout strategy ( Fig. 2 inset ) is adopted to optimise fill-factor and allow future 3D stacking at a regular 9.2 μm pitch [8] . The sensor operates with greatest photon efficiency at a maximum frame rate of 18.6 kfps with laser repetition rates of around 2 MHz (assuming the conventional 1% pile-up limit). A highly optimised version of the pixel architecture originally proposed in [4] has been implemented in order to attain a pitch compatible with scientific imaging or ToF applications and scalable to megapixel resolutions. The circuits interfacing the SPAD to the TDC and photon counting functions are shown in Fig. 3 . The SPAD is passively quenched by a single thick oxide NMOS biased with a global gate voltage VQ. SPAD pulses are level shifted to the 1.1V digital Vdd by a thick oxide inverter. All other circuits exploit the digital 40 nm transistors. In TCSPC mode, a compact edge-sensitive trigger circuit generates an enable signal S for the TDC by means of a pair of d-type flip-flops. The first flip flop will latch a 1 on the rising edge of the first SPAD pulse falling within the exposure period and coincident with a high state of WINDOW (time between Rst pulses) starting the TDC. The second flip-flop resets S to 0 on the next rising edge of the STOP waveform provided that the TDC has been started. In photon counting mode, another d-type flip-flop toggles on the rising edge of the SPAD pulse only if WINDOW is high generating the SPADWIN signal. This signal acts as the least significant bit of the photon count. The WINDOW signal thus provides an electrical masking signal to both TCSPC and photon counting modes to allow fine global exposure control. Fig. 4 shows the TDC circuit consisting of a 4-stage pseudo-differential gated ring oscillator and level shifting and coupling stages. The ring oscillator core is supplied from a separate power rail Vddro to allow tuning of the TDC resolution and to minimise power supply coupling to other digital functions on the chip. Setting signal R high resets the TDC to an initial condition. The rising edge of signal S starts the ring oscillator which operates over a range 2-4 GHz depending on the Vddro setting. At the instant the signal S falls the nodes T3:0 and 3:0 regenerate to memorise the internal state of the oscillator. The state of these internal nodes is used to provide the three least significant bits (LSBs) of the TDC. Three balanced dynamic comparators act to level shift the states of T2:0 from Vddro to Vdd whilst reducing the loading on the loop to only two floating NMOS transistors. A cross-coupled level shifter couples T3 and 3 to the first stage of a ripple counter and resolves potential metastability issues when S falls at the same instant as a positive transition on T3.
The main pixel schematic is shown in Fig. 5 . An 8-bit ripple counter is multiplexed to act either as a photon counter or to count oscillator periods to extend the dynamic range of the TDC. In TCSPC mode a dedicated high speed toggle flipflop immediately divides the ring oscillator frequency to allow this high speed signal to pass the multiplexer. Thus the coarse LSB in TCSPC mode (C0) and the LSB in photon counting mode (SPADWIN) are derived from two different flip-flops. Tri-state inverters controlled by a row read signal drive the 14-bit state of the pixel onto a column output bus under control of the row addressing circuit.
B. Sensor Operation
Pixels are read and reset in a rolling fashion. The time between resets is the reciprocal of the frame rate (around 54 μs). In TCSPC mode (Fig. 6 ) a laser is pulsed in synchronisation with a STOP pulse distributed to the whole array via a clock tree. The WINDOW signal may be used to enable the TDC during short sub-periods of the laser cycle or to achieve a global shutter function. The TDC will only start up if the rising edge of the SPAD pulse is contained in the WINDOW high period. Only the first such photon will be captured within an exposure period (period between rolling pixel resets).
Fig. 6 Sensor operation in TCSPC mode
A token-passing row shift register reads pairs of rows of the pixel array from the central rows outwards in a rolling cycle and operates continuously at up to 18.6 kfps. An arbitrary pattern of rows can be read-out at a faster frame rate upon identification of regions of interest. At any time only the currently two addressed rows of the pixel array are not in integration achieving a temporal aperture ratio (TAR) of 99%. Banks of 32 parallel to serial converters at the top and bottom of the array each convert 4 columns of 14-bit data into a 56 bit serial sequence to 64 I/O pads at a maximum rate of 100 MHz.
III. MEASUREMENT RESULTS

Fig. 7 Typical TDC INL and DNL plots over 140 ns
The TDC INL and DNL are measured using a code density test with ambient light providing a random input to populate a histogram with over 300 k photon time stamps. The DNL/INL plot of a typical pixel is shown in Fig. 7 with the TDC operating at nominal Vddro=1.1 V over 140 ns (92.5% of fullscale at this voltage).
The IRF of a typical pixel is measured using a Hamamatsu PLP-10 685 nm laser diode in Fig. 8 . The SPAD is biased at 1.5 V excess bias and a typical jitter characteristic with a diffusion tail [3] and FWHM/100 of around 1 ns is observed. Fig. 9 with IRF of hot pixels set to 0 and removed from calculations. The mean jitter is 219 ps with a variance of 26.7 ps. This is close to the native jitter of the SPAD of 170 ps [3] suggesting around 138 ps is due to FPGA (master), laser and TDC.
Gated ring-oscillator TDC resolution is strongly influenced by power supply voltage and temperature. Fig. 10 shows that the TDC resolution can be tuned from 120 ps to 33 ps by varying the Vddro power supply from 0.7 V to 1.2 V. A standard deviation of around 1% in the LSB has been determined across a single column. The wide TDC resolution tuning range is useful to extend the dynamic range of the sensor for different fluorescence lifetimes or ToF distances. Two columns of pixels on the left and right side of the imager continuously measure full-periods of the STOP clock to allow off-chip digital PVT compensation of every frame on the fly. Cylindrical microlenses have been implemented on a perdie basis [10] achieving a mean concentration factor of 3.25 (Fig. 11) and an effective fill factor of 42%. In order to demonstrate widefield multi-exponential FLIM, onion cells stained with the dye DASPMI [9] were studied on a microscope set up using a HORIBA Scientific DeltaDiode DD-485L laser as the excitation source. The lifetime data were analysed globally in a region of interest (Fig. 12a) using Horiba EzTime software. Two exponentials with lifetimes of 1.58 ns and 2.55 ns were obtained. Maps showing the average lifetime (Fig. 12b) and the normalised preexponential components for each of the lifetimes are given in Fig. 12c,d . This shows that the longer-lived decay component is predominately associated with the cell wall and provides a contrast to the cell interior.
IV. CONCLUSIONS
Advanced nanometer CMOS nodes provide TDC pixels with practical pitch and fill-factor for high resolution imaging. The sensor enables fully parallel TCSPC and multiexponential FLIM at two orders of magnitude faster acquisition rates than scanning systems. Enhanced PDE and low DCR offer competitive imaging performance with widefield microscopy cameras at far superior time resolution. 
